FO	RM P	TO-1449		-	ATTY. DOCKET NO.	- 1	APPLICATION NO	CONFIRMAT	ION NO.		
	~~ ~-	0.75170 4110 011	NICATIONS FOR		200310231-1						
		PATENTS AND PUI INT'S INFORMATIO			APPLICANT						
		STATE	TENT		Herbert R. KOLK et al. FILING DATE GROUP						
	(U	se several sheets if	necessary)		Herewith						
REFERE	NCE (DESIGNATION	U.S. PA	TEN	T DOCUMENTS						
EXAMINER		DOCUMENT	PUBLICATION				Pages, Column				
INITIAL		NUMBER	DATE		NAME		Relevant Passages or Figures Appear				
	1A			 		_					
	18			 			_/				
	1C			+		-			_		
	1D			_		\longrightarrow					
	1E			1							
	1F			1_	/						
	1G			$\not \perp$							
	1H			_			- 				
	11			_							
	1J										
	1K								_		
		DOCUMENT NUMBER	<u> </u>		AME OF PATENTEE OR APPLICANT	P	Pages/Columns/Lines Where Tr. Relevant Passages/Figures Appear				
	1L										
	1M					1	·				
	1N	:									
	10										
	1P										
		OTHER REFE	RENCES (includin	g Au	ıthor, Title, Date, P	Pertine	nt Pages, etc.		.,		
nm	Lesley POLKA et al., "Package-Level Interconnect Design for Optimum Electrical Performance," Intel Technology Journal Q3, 2000, pp. 1-17.										
NHO	1R	George A. Riley, "Picking Your Flipchip: A Comparison of Flipchip Methods and Benefit," 6 pp. [online] http://www.flipchips.com/SMErev01.htm. , Third Quarter 2006, Printed date 10/13/20									
NUO	15	"Calculating the Number of Bumps Needed," 15 pp. , Printed date 10 13 300 3 [online] http://www.artwork.com.									
EXAMINER Rev 10/03 (PTO1449)		Au	hall		DATE CONSIDERED						

PATENT APPLICATION

Sheet 2 of 2

LI	ST OF	O-1449			Y. DOCKET NO.		APPLICATION NO.	CONFIRMATION	NO		
		DATENTS AND BUI		120	ハマミハフマミュ		INITE STA				
			BLICATIONS FOR		200310231-1 (0)735,549						
		NT'S INFORMATIO	N DISCLOSURE		Herb rt R. KOLK et al.						
		STATEN		FILI	FILING DATE		GROUP				
(Use several sheets if necessary)					Herewith		284				
REFERE	NCE D	DESIGNATION	U.S. PA	ATENT DO	CUMENTS						
EXAMINER	R DOCUMENT NUMBER		PUBLICATION DATE		NAME		Pages, Columns, Lines Where Relevant Passages or Figures Appear				
_	1A										
	1B						·				
	1C										
	1D				/						
	1E										
	1F										
	1G										
	1H										
	11										
	1J			 	····				•		
	1K										
	1					1					
		2001115117	FOR PUBLICATION		TENT DOCUM OF PATENTEE		Pages/Columns/Line	- A M/hara	eck if		
		DOCUMENT NUMBER	DATE		APPLICANT	Rel	evant Passages/Fig	uron Annone I''	slation ached		
	1L						·				
	1M			_/_							
	1N										
	10										
	1P	•					·				
		OTHER REFE	RENCES (includin	ng Author	, Title, Date, F	Pertine	ent Pages, etc.)				
	10	"Die-Bump Des	igner Suite," CAD	Design So	ftware, 4 pp.	Date	unavailab	le.	_		
DMD											
	-										
	1R										
	15										
EXAMINER					DATE CONSIDERED						

Rev 10/03 (PTO1449)